---
title: CPU Cache Subsystem Senior Design Manager at Google
description: Google is hiring for the CPU Cache Subsystem Senior Design Manager role in Poughkeepsie,
  NY. See the full description and apply.
type: job
url: https://www.foundrole.com/jobs/cpu-cache-subsystem-senior-design-manager-at-google-01a0c833-2a3b-7987-a9ce-bd651190dbf1
date: 2026-09-28T04:21:11Z
og_description: Join Google as CPU Cache Subsystem Senior Design Manager in Poughkeepsie, NY.
  Pays $240K–$333K per year.
og_image: https://www.foundrole.com/og/u0q2en.png
breadcrumbs:
  - label: Home
    url: https://www.foundrole.com/
  - label: Search
    url: https://www.foundrole.com/jobs
---

| | |
|---|---|
| **Company** | [Google](https://www.foundrole.com/companies/google?utm_source=ai_markdown) |
| **Location** | Austin, TX |
| **Salary** | $240K/yr - $333K/yr |
| **Posted** | Sep 22, 2026 |
## Description

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.  

In this role, you will contribute to all phases of complex designs of CPU subsystems from design specification to productization, including integration into target SOCs.  

You will lead and manage a front-end design team, collaborate with members of architecture, software, verification, power, DFT, physical design teams to define the micro-architecture and schedule in delivering high quality RTL that meets project goals.  

You will help your team grow and solve technical problems with innovative micro-architecture and practical logic solutions. You will be responsible for evaluating and deciding on the best design options with complexity, performance, power and area and schedule in mind.  
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.  

US: $240000 - $333000 (USD) + 25% bonus target + equity + benefits  

Learn more about [benefits at Google](https://www.google.com/about/careers/applications/benefits/).

- Lead and manage a team of design engineers working on CPU functional units, emphasizing on micro-architecture and RTL design for the next generation CPU subsystem.
- Review/propose performance enhancing micro-architecture features, and work with Software, Architect and Performance teams for trade-off studies. Communicate the pros and cons of micro-architecture enhancements.
- Deliver with plans on achieving project milestones and goals, towards a design that meets production quality on schedule.
- Work with the Verification team to ensure production of quality designs, and the physical design and power teams to meet frequency, power, and area goals.
- Focus on load-store-unit and cache subsystem design and optimizations with other parts of CPU to deliver best Performance, Power, Area (PPA).

### Minimum qualifications:

- Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
- 15 years of experience in CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including micro-architecture definition and PPA processing.
- Experience leading and managing teams for modern processor subsystems with high speed, lower power design.
- Experience with front-end quality checks (e.g., Lint, CDC/RDC).

### Preferred qualifications:

- Experience with ARM instruction set architecture.
- Experience with mobile CPU subsystem.
- Experience with mobile SOC architecture/integration.

- Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
- 15 years of experience in CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including micro-architecture definition and PPA processing.
- Experience leading and managing teams for modern processor subsystems with high speed, lower power design.
- Experience with front-end quality checks (e.g., Lint, CDC/RDC).
## Skills

- CPU/Processor Architecture
- Quality Control
- Change Data Capture (Cdc)
- Register Transfer Language RTL
- Code Linting
- Statistical Quality Control
- Front End (Software Engineering)
- CPU Design
- SoC Architecture
- Systems Architecture
- Computer Science
- ARM Architecture
- Electrical Engineering

## How to Apply

[Apply for this position](https://www.foundrole.com/jobs/cpu-cache-subsystem-senior-design-manager-at-google-01a0c833-2a3b-7987-a9ce-bd651190dbf1?utm_source=ai_markdown)

## Related

- [More jobs at Google](https://www.foundrole.com/companies/google?utm_source=ai_markdown)
- [Browse all companies](https://www.foundrole.com/companies?utm_source=ai_markdown)